6.18 System Interface Coherency
If the secondary cache block's former state was DirtyExclusive, the processor issues a processor coherency data response.